CLAIMS

		CLAIMS
1 2 3 4	devices such the stored in each	(previously presented) A programmable device comprising a Serial Peripheral Interface to be connected in parallel to an SPI interface of each of two or more SPI serial memory that the programmable device is adapted to receive a different portion of configuration data SPI serial memory device without transmitting the configuration data via a controller when the SPI serial memory devices and the programmable device.
1 2 3	•	(previously presented) The invention of claim 1, wherein: grammable device is an FPGA; and PI serial memory device is an SPI serial flash PROM.
1 2 3		(previously presented) The invention of claim 1, wherein the programmable device is ependently generate at least one command adapted to control operations of each SPI serial eduring configuration of the programmable device.
1 2 3 4	4. adapted to gene to transfer the device.	(previously presented) The invention of claim 1, wherein the programmable device is erate a message to inform each SPI serial memory device of a starting address to be used configuration data stored in said each SPI serial memory device to the programmable
1 2	5. adapted to rece	(previously presented) The invention of claim 1, wherein the programmable device is eive instructions to ignore data from at least one of the SPI serial memory devices.
1 2	6. retrieve the ins	(original) The invention of claim 5, wherein the programmable device is adapted to tructions from the configuration data.
1	7.	(canceled)
1 2 3	8. adapted to be in the different po	(previously presented) The invention of claim 1, wherein the programmable device is instructed, based on information contained in the configuration data, as to how to interpret ortions of the configuration data received from the different SPI serial memory devices.
1 2 3	9. adapted to productives.	(previously presented) The invention of claim 1, wherein the programmable device is cess different amounts of configuration data received from different SPI serial memory
1 2 3 4	10. memory device configuration of	(original) The invention of claim 9, wherein the two or more different SPI serial es are of two or more different sizes capable of storing the different amounts of the data.
1 2 3	11. including data data.	(original) The invention of claim 9, wherein the programmable device is adapted to stop from an SPI serial memory device that has already transmitted all of its configuration
1	12.	(previously presented) The invention of claim 1, wherein the programmable device

a multiplexer (mux) adapted to interleave the configuration data from the two or more different

2

3

comprises:

SPI serial memory devices; and

7

1 2 3

1 2 3

> 1 2 3

2 3 4

1

1 2 3

4 5 6

> 7 8

1

2

3 4 5

10 11

a timing controller adapted to control the operations of the mux and to generate a configuration clock signal used to control the timing of the reading of the configuration data from the two or more different SPI serial memory devices.

- (original) The invention of claim 12, wherein the timing controller is adapted to (1) 13. change the operations of the mux and (2) change the rate of the configuration clock signal, when the number of SPI serial memory devices having configuration data to transmit changes.
- (previously presented) The invention of claim 1, wherein each different portion of the configuration data from the corresponding SPI serial memory device is received at a different configuration data input pin of the SPI interface of the programmable device.
- (previously presented) The invention of claim 1, wherein each of one or more output 15. pins of the programmable device is adapted to be connected to corresponding pins of all of the SPI serial memory devices.
- (original) The invention of claim 15, wherein the programmable device has a 16. configuration clock signal pin adapted to be connected to corresponding configuration clock signal pins of all of the SPI serial memory devices such that configuration data is transmitted simultaneously from all of the SPI serial memory devices to the programmable device.
 - (previously presented) An apparatus comprising: a programmable device having a Serial Peripheral Interface (SPI); and two or more SPI serial memory devices, each having an SPI interface, wherein:

the SPI interface of the programmable device is connected in parallel to the SPI interfaces of the SPI serial memory devices such that the programmable device is adapted to receive a different portion of configuration data stored in each different SPI serial memory device without transmitting the configuration data via a controller connected between the SPI serial memory devices and the programmable device.

- (previously presented) A method for configuring a programmable device, comprising: reading a different portion of configuration data from a Serial Peripheral Interface (SPI) of each of two or more different SPI serial memory devices connected in parallel to an SPI interface of the programmable device without transmitting the configuration data via a controller connected between the SPI serial memory devices and the programmable device; and
 - configuring the programmable device using the configuration data.
- (currently amended) A programmable device adapted to be connected in parallel to two or more memory devices such that the programmable device is adapted to receive configuration data stored in the two or more memory devices without transmitting the configuration data via a controller connected between any of the memory devices and the programmable device, wherein the programmable device is adapted to receive a different portion of the configuration data from each different memory device, and wherein one or more of (a)-(i):
- the programmable device has an SPI interface; (a) each memory device is an SPI serial memory device having an SPI interface; and the SPI interface of each SPI serial memory device is connected to the SPI interface of the programmable device;
- the programmable device is adapted to independently generate at least one command adapted to control operations of the memory devices during configuration of the programmable device;

(currently amended) The invention of claim 19, wherein the programmable device is 1 26. adapted to process the different amounts of configuration data received from the different memory 2 devices. 3 (original) The invention of claim 26, wherein the two or more different memory devices 27. 1 are of two or more different sizes capable of storing the different amounts of the configuration data. 2 1 28. (original) The invention of claim 26, wherein the programmable device is adapted to stop including data from a memory device that has already transmitted all of its configuration data. 2 (currently amended) The invention of claim 19, wherein the programmable device 1 2 comprises: [[a]] the multiplexer (mux) adapted to interleave the configuration data from the two or more 3 different memory devices; and 4 [[a]] the timing controller adapted to control the operations of the mux and to generate [[a]] the 5 configuration clock signal used to control the timing of the reading of the configuration data from the 6 two or more different memory devices. 7 (original) The invention of claim 29, wherein the timing controller is adapted to (1) 30. 1 change the operations of the mux and (2) change the rate of the configuration clock signal, when the 2 number of memory devices having configuration data to transmit changes. 3 1 31. (original) The invention of claim 19, wherein each different portion of the configuration data from the corresponding memory device is received at a different configuration data input pin of the 2 programmable device. 3 (currently amended) The invention of claim 19, wherein each of one or more output pins 32. 1 of the programmable device is adapted to be connected to corresponding pins of all of the memory 2 devices, wherein the programmable device has the configuration clock signal pin adapted to be 3 connected to the corresponding configuration clock signal pins of all of the memory devices such that the 4 configuration data is transmitted simultaneously from all of the memory devices to the programmable 5 6 device. 33. (canceled) 1 (currently amended) An apparatus comprising: 1 a programmable device; and 2 two or more memory devices, wherein: 3 the programmable device is connected in parallel to each memory device such that the 4 programmable device is adapted to receive configuration data stored in the two or more memory devices 5 without transmitting the configuration data via a controller connected between any of the memory 6 devices and the programmable device, wherein the programmable device is adapted to receive a different 7 portion of the configuration data from each different memory device, and wherein one or more of (a)-(i): 8 the programmable device has an SPI interface; 9 (a) each memory device is an SPI serial memory device having an SPI interface; and 10

(b) the programmable device is adapted to independently generate at least one command adapted to control operations of the memory devices during configuration of the programmable device;

11

12

13

14

the programmable device;

the SPI interface of each SPI serial memory device is connected to the SPI interface of

25

26

more different memory devices; and

27	a timing controller adapted to control the operations of the mux and to generate a		
28	configuration clock signal used to control the timing of the reading of the configuration data from the		
29	two or more different memory devices;		
30	(h) each different portion of the configuration data from the corresponding memory device		
31	is received at a different configuration data input pin of the programmable device; and		
32	(i) each of one or more output pins of the programmable device is adapted to be connected		
33	to corresponding pins of all of the memory devices; and		
34	the programmable device has a configuration clock signal pin adapted to be connected to		
35	corresponding configuration clock signal pins of all of the memory devices such that configuration data		
36	is transmitted simultaneously from all of the memory devices to the programmable device.		
1 2	36. (previously presented) The invention of claim 1, wherein the different portions of the configuration data are adapted to be simultaneously transmitted in parallel to the programmable device.		
1	37. (previously presented) The invention of claim 17, wherein the different portions of the		
2	configuration data are adapted to be simultaneously transmitted in parallel to the programmable device.		
1 2	38. (previously presented) The invention of claim 18, wherein the different portions of the configuration data are simultaneously transmitted in parallel to the programmable device.		

1

2

1

2

1

2

3

4

5

6

1

2

(previously presented) The invention of claim 19, wherein the different portions of the 39. configuration data are adapted to be simultaneously transmitted in parallel to the programmable device.

- (previously presented) The invention of claim 34, wherein the different portions of the 40. configuration data are adapted to be simultaneously transmitted in parallel to the programmable device.
- (previously presented) A programmable device comprising a Serial Peripheral Interface (SPI) adapted to be connected to an SPI interface of at least one SPI serial memory device such that the programmable device is adapted to receive configuration data stored in the SPI serial memory device without transmitting the configuration data via a controller connected between the SPI serial memory device and the programmable device, wherein the programmable device is adapted to receive instructions to ignore data from an SPI serial memory device.
- (previously presented) The invention of claim 41, wherein the programmable device is 42. adapted to retrieve the instructions from the configuration data.

-7-L03-055 (1054.030) Serial No. 10/809.658